Central Perk

Ignorance is a rare rare blessing~

Home Archives

2013

May 4

一个很好的解释阻塞赋值和非阻塞赋值的例子

May 4

Verilog小细节

Archives

March 20171
September 20161
August 20162
July 20161
February 20161
February 20151
January 20151
November 20141
October 20141
August 20141
January 20146
December 20131
November 20132
October 20131
September 20134
August 20138
July 20132
May 20132
April 20139
November 20122
August 20111

Recent Posts

一个工厂小demo实现UVM的run_test
UVM Commandline Processor
UVM源码探索之Factory(下篇)
UVM源码探索之Factory(上篇)
Verification匠心

Links

github

© 2017 Mr.Zhou
Powered by Hexo . Theme by Landscape-plus

Home Archives